• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

leonardt / verilogAST-cpp / 458 / 1
100%
master: 98%

Build:
Build:
LAST BUILD BRANCH: simplify-regex
DEFAULT BRANCH: master
Ran 08 Apr 2020 08:32PM UTC
Files 8
Run time 2s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

08 Apr 2020 08:30PM UTC coverage: 99.675% (+0.003%) from 99.672%
MATRIX_EVAL="CC=gcc-7 && CXX=g++-7 && GCOV=gcov-7"

Pull #44

travis-ci-com

web-flow
Add interpolated_symbols logic to inline verilog
Pull Request #44: Add interpolated_symbols logic to inline verilog

921 of 924 relevant lines covered (99.68%)

49.16 hits per line

Source Files on job 458.1 (MATRIX_EVAL="CC=gcc-7 && CXX=g++-7 && GCOV=gcov-7")
  • Tree
  • List 0
  • Changed 3
  • Source Changed 3
  • Coverage Changed 3
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 401
  • Travis Job 458.1
  • c4799431 on github
  • Prev Job for MATRIX_EVAL="CC=gcc-7 && CXX=g++-7 && GCOV=gcov-7" on inline-verilog-symbol-map (#456.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc