• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

SRI-CSL / yices2 / 833 / 1
61%
master: 65%

Build:
Build:
LAST BUILD BRANCH: 2.7.0
DEFAULT BRANCH: master
Ran 30 May 2019 11:40PM UTC
Files 409
Run time 24s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

30 May 2019 11:28PM UTC coverage: 61.576%. Remained the same
833.1

push

travis-ci

BrunoDutertre
Bug fix: extend partial assignments from cadical to full assignments.

The bit-vector solver doesn't assign a value to a variable
x unless all the bits of x are set to either true or false by
the backend solver. If one bit of x is 'unknown' the bit-vector
solver sets the value of x to 'unknown', which may lead to an
incorrect model later on.

60064 of 97545 relevant lines covered (61.58%)

1178603.54 hits per line

Source Files on job 833.1
  • Tree
  • List 0
  • Changed 2
  • Source Changed 1
  • Coverage Changed 2
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 656
  • Travis Job 833.1
  • 84f8a0c3 on github
  • Prev Job for on new-bv (#824.1)
  • Next Job for on new-bv (#834.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc