• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

StanfordAHA / garnet / 523 / 1
96%
master: 98%

Build:
Build:
LAST BUILD BRANCH: simple_mapper
DEFAULT BRANCH: master
Ran 31 Jul 2018 12:28AM UTC
Files 20
Run time 1s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

31 Jul 2018 12:26AM UTC coverage: 95.862% (-0.2%) from 96.028%
523.1

push

travis-ci-com

alexcarsello
Add assertion to check whether or not verilog sim completed w/o errors

417 of 435 relevant lines covered (95.86%)

0.96 hits per line

Source Files on job 523.1
  • Tree
  • List 0
  • Changed 1
  • Source Changed 1
  • Coverage Changed 1
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 63
  • Travis Job 523.1
  • d5e53ef6 on github
  • Prev Job for on directed-test-global-controller (#507.1)
  • Next Job for on directed-test-global-controller (#525.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc