• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 26396700301 / 1
92%
master: 92%

Build:
DEFAULT BRANCH: master
Ran 25 May 2026 11:02AM UTC
Files 103
Run time 10s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

25 May 2026 10:27AM UTC coverage: 92.266% (-0.002%) from 92.268%
26396700301.1

push

github

nickg
Improve checking for Verilog constant expressions

78778 of 85381 relevant lines covered (92.27%)

639659.17 hits per line

Source Files on job 26396700301.1
  • Tree
  • List 103
  • Changed 9
  • Source Changed 0
  • Coverage Changed 9
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 26396700301
  • b44b8aa3 on github
  • Prev Job for on master (#26395721655.1)
  • Next Job for on master (#26419940869.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc