• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 21265992745 / 1
93%
master: 93%

Build:
Build:
LAST BUILD BRANCH: random-initialization
DEFAULT BRANCH: master
Ran 22 Jan 2026 09:54PM UTC
Files 102
Run time 4s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

22 Jan 2026 09:44PM UTC coverage: 92.616%. Remained the same
21265992745.1

push

github

nickg
Ensure unused vector bits are cleared after Verilog arithmetic

76285 of 82367 relevant lines covered (92.62%)

468238.41 hits per line

Source Files on job 21265992745.1
  • Tree
  • List 102
  • Changed 1
  • Source Changed 0
  • Coverage Changed 1
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 21265992745
  • badeedf4 on github
  • Prev Job for on test (#21225460881.1)
  • Next Job for on test (#21280433625.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc