• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 17927677220 / 1
93%
master: 93%

Build:
DEFAULT BRANCH: master
Ran 22 Sep 2025 08:42PM UTC
Files 100
Run time 4s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

22 Sep 2025 08:14PM UTC coverage: 92.658% (+0.02%) from 92.641%
17927677220.1

push

github

nickg
Add Verilog remainder and division operators

73865 of 79718 relevant lines covered (92.66%)

587821.11 hits per line

Source Files on job 17927677220.1
  • Tree
  • List 100
  • Changed 7
  • Source Changed 0
  • Coverage Changed 7
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 17927677220
  • 0c0cdb95 on github
  • Prev Job for on master (#17898424055.1)
  • Next Job for on master (#17983804551.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc