• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 17331952033 / 1
93%
master: 93%

Build:
Build:
LAST BUILD BRANCH: random-initialization
DEFAULT BRANCH: master
Ran 29 Aug 2025 07:06PM UTC
Files 98
Run time 4s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

29 Aug 2025 06:59AM UTC coverage: 92.59% (+0.003%) from 92.587%
17331952033.1

push

github

nickg
Check Verilog variables are not connected to outputs

72607 of 78418 relevant lines covered (92.59%)

551172.17 hits per line

Source Files on job 17331952033.1
  • Tree
  • List 98
  • Changed 4
  • Source Changed 0
  • Coverage Changed 4
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 17331952033
  • f73c99f5 on github
  • Prev Job for on test (#17305709463.1)
  • Next Job for on test (#17342814260.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc