• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 12409717353 / 1
92%
master: 92%

Build:
DEFAULT BRANCH: master
Ran 19 Dec 2024 09:28AM UTC
Files 84
Run time 3s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

19 Dec 2024 08:59AM UTC coverage: 92.004% (+0.003%) from 92.001%
12409717353.1

push

github

nickg
Parse more Verilog datatypes

63453 of 68968 relevant lines covered (92.0%)

541066.5 hits per line

Source Files on job 12409717353.1
  • Tree
  • List 0
  • Changed 30
  • Source Changed 0
  • Coverage Changed 6
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 12409717353
  • 1bd72432 on github
  • Prev Job for on master (#12402721278.1)
  • Next Job for on master (#12437297380.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc