• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 10423901047 / 1
92%
master: 92%

Build:
Build:
LAST BUILD BRANCH: macrodef
DEFAULT BRANCH: master
Ran 16 Aug 2024 05:44PM UTC
Files 79
Run time 4s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

16 Aug 2024 05:34PM UTC coverage: 92.004% (+0.05%) from 91.957%
10423901047.1

push

github

nickg
Lowering for Verilog UDPs

58542 of 63630 relevant lines covered (92.0%)

664061.39 hits per line

Source Files on job 10423901047.1
  • Tree
  • List 0
  • Changed 60
  • Source Changed 0
  • Coverage Changed 14
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 10423901047
  • 70c07329 on github
  • Prev Job for on test (#10411240069.1)
  • Next Job for on test (#10430695260.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc