• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 9572283787 / 1
92%
master: 92%

Build:
Build:
LAST BUILD BRANCH: macrodef
DEFAULT BRANCH: master
Ran 18 Jun 2024 09:23PM UTC
Files 79
Run time 3s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

18 Jun 2024 09:12PM UTC coverage: 91.564% (+0.001%) from 91.563%
9572283787.1

push

github

nickg
Parse Verilog specify blocks

56800 of 62033 relevant lines covered (91.56%)

661511.69 hits per line

Source Files on job 9572283787.1
  • Tree
  • List 0
  • Changed 29
  • Source Changed 0
  • Coverage Changed 5
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 9572283787
  • 0fe38d1b on github
  • Prev Job for on test (#9571824330.1)
  • Next Job for on test (#9587575393.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc