• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 8030177309 / 1
93%
master: 93%

Build:
Build:
LAST BUILD BRANCH: test
DEFAULT BRANCH: master
Ran 24 Feb 2024 11:25AM UTC
Files 78
Run time 2s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

24 Feb 2024 11:15AM UTC coverage: 91.653% (-0.01%) from 91.666%
8030177309.1

push

github

nickg
Add support for Verilog supply net type

52104 of 56849 relevant lines covered (91.65%)

664363.36 hits per line

Source Files on job 8030177309.1
  • Tree
  • List 0
  • Changed 41
  • Source Changed 0
  • Coverage Changed 6
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Build 8030177309
  • 702c453c on github
  • Prev Job for on test (#8030113021.1)
  • Next Job for on test (#8040191195.1)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc