• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

cfelton / rhea
70%
master: 57%

Build:
Build:
LAST BUILD BRANCH: clock_mgmt
DEFAULT BRANCH: master
Repo Added 18 Jun 2016 02:32AM UTC
Files 615
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

LAST BUILD ON BRANCH clock_mgmt
branch: clock_mgmt
CHANGE BRANCH
x
Reset
  • clock_mgmt
  • master
  • myhdl_blocks
  • test_build_changes
  • vgafix

pending completion
457

push

travis-ci

Christopher Felton
Remove phantom warnings in verilog conversion related to Xilinx device_clock_mgmt_prim (#54)

* Remove phantom warnings related to Xilinx device_clock_mgmt_prim

* Also removed phantom conversion warning about clockin not being read

9392 of 13348 relevant lines covered (70.36%)

0.7 hits per line

Relevant lines Covered
Build:
Build:
13348 RELEVANT LINES 9392 COVERED LINES
0.7 HITS PER LINE
Source Files on clock_mgmt
Detailed source file information is not available for this build.

Recent builds

Builds Branch Commit Type Ran Committer Via Coverage
457 clock_mgmt Remove phantom warnings in verilog conversion related to Xilinx device_clock_mgmt_prim (#54) * Remove phantom warnings related to Xilinx device_clock_mgmt_prim * Also removed phantom conversion warning about clockin not being read push 21 Oct 2016 04:23PM UTC Christopher Felton travis-ci pending completion  
See All Builds (82)
  • Repo on GitHub
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc