• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

cfelton / rhea
70%
master: 57%

Build:
Build:
LAST BUILD BRANCH: clock_mgmt
DEFAULT BRANCH: master
Repo Added 18 Jun 2016 02:32AM UTC
Files 615
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

LAST BUILD ON BRANCH test_build_changes
branch: test_build_changes
CHANGE BRANCH
x
Reset
  • test_build_changes
  • clock_mgmt
  • master
  • myhdl_blocks
  • vgafix

pending completion
434

push

travis-ci

cfelton
the verilog_code needs to be attached to a block before it is instantiated

14087 of 20016 relevant lines covered (70.38%)

0.7 hits per line

Relevant lines Covered
Build:
Build:
20016 RELEVANT LINES 14087 COVERED LINES
0.7 HITS PER LINE
Source Files on test_build_changes
Detailed source file information is not available for this build.

Recent builds

Builds Branch Commit Type Ran Committer Via Coverage
434 test_build_changes the verilog_code needs to be attached to a block before it is instantiated push 11 Aug 2016 01:20PM UTC cfelton travis-ci pending completion  
See All Builds (82)
  • Repo on GitHub
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc