Repo Added
|
Files
867
|
Badge
README BADGES
|
push
github
Fix schedule analysis passes with empty circuits (#15147) (#15216) Internally the passes look for the time-unit type of the first operation in the circuit, to dispatch to wall-time or clock-cycle handlers. This caused trouble if there _were_ no durations, even though the circuit is trivially scheduled. (cherry picked from commit cd49fb74b) Co-authored-by: Jake Lishman <jake.lishman@ibm.com>
46 of 62 new or added lines in 2 files covered. (74.19%)
8 existing lines in 4 files now uncovered.92364 of 104481 relevant lines covered (88.4%)
535367.15 hits per line
Coverage | ∆ | File | Lines | Relevant | Covered | Missed | Hits/Line |
---|