|
Ran
|
Jobs
1
|
Files
867
|
Run time
2min
|
Badge
README BADGES
|
push
github
Fix schedule analysis passes with empty circuits (#15147) (#15216) Internally the passes look for the time-unit type of the first operation in the circuit, to dispatch to wall-time or clock-cycle handlers. This caused trouble if there _were_ no durations, even though the circuit is trivially scheduled. (cherry picked from commit cd49fb74b) Co-authored-by: Jake Lishman <jake.lishman@ibm.com>
46 of 62 new or added lines in 2 files covered. (74.19%)
8 existing lines in 4 files now uncovered.92364 of 104481 relevant lines covered (88.4%)
535367.15 hits per line
| Lines | Coverage | ∆ | File |
|---|---|---|---|
| 1 |
97.14 |
0.71% | crates/transpiler/src/passes/alap_schedule_analysis.rs |
| 15 |
81.67 |
0.83% | crates/transpiler/src/passes/asap_schedule_analysis.rs |
| Lines | Coverage | ∆ | File |
|---|---|---|---|
| 1 |
82.79 |
0.0% | crates/circuit/src/parameter/parameter_expression.rs |
| 1 |
92.24 |
-0.1% | crates/transpiler/src/passes/unitary_synthesis.rs |
| 2 |
73.11 |
-0.08% | crates/circuit/src/parameter/symbol_expr.rs |
| 4 |
91.49 |
0.0% | crates/qasm2/src/lex.rs |
| ID | Job ID | Ran | Files | Coverage | |
|---|---|---|---|---|---|
| 1 | 18654941366.1 | 867 |
88.4 |
GitHub Action Run |
| Coverage | ∆ | File | Lines | Relevant | Covered | Missed | Hits/Line |
|---|