• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

Nic30 / hwt
87%
master: 84%

Build:
Build:
LAST BUILD BRANCH: HEAD
DEFAULT BRANCH: master
Repo Added 07 Jun 2017 12:41PM UTC
Files 190
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

LAST BUILD ON BRANCH systemCSim
branch: systemCSim
CHANGE BRANCH
x
Reset
  • systemCSim
  • HEAD
  • HStream_integration
  • master
  • rmSimpy
  • sharedProcesses
  • transactional_memories
  • v1.7
  • v1.8
  • v1.9
  • v2.1
  • v2.2
  • v2.3
  • v2.4
  • v2.5
  • v2.6
  • v2.7
  • v2.8
  • v2.9
  • v3.0
  • v3.1
  • v3.2
  • v3.3
  • v3.4
  • v3.5
  • v3.6
  • v3.7
  • verilator_sim
  • verilogSerializer

pending completion
382

push

travis-ci

Nic30
systemc: fix order of items in sensitivitylist

7514 of 8594 relevant lines covered (87.43%)

0.87 hits per line

Relevant lines Covered
Build:
Build:
8594 RELEVANT LINES 7514 COVERED LINES
0.87 HITS PER LINE
Source Files on systemCSim
  • List 0
  • Changed 35
  • Source Changed 34
  • Coverage Changed 29
Coverage ∆ File Lines Relevant Covered Missed Hits/Line

Recent builds

Builds Branch Commit Type Ran Committer Via Coverage
382 systemCSim systemc: fix order of items in sensitivitylist push 07 Jul 2017 11:20AM UTC Nic30 travis-ci pending completion  
376 systemCSim prettify __repr__ of hdl types push 05 Jul 2017 02:28PM UTC Nic30 travis-ci pending completion  
367 systemCSim optimize _isFullVld push 03 Jul 2017 10:40AM UTC Nic30 travis-ci pending completion  
See All Builds (798)
  • Repo on GitHub
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2025 Coveralls, Inc