• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 37856545577
92%
master: 92%

Build:
Build:
LAST BUILD BRANCH: vlog-timing-checks
DEFAULT BRANCH: master
Ran 08 Oct 2026 11:10PM UTC
Jobs 1
Files 103
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

08 Oct 2026 10:55PM UTC coverage: 92.44%. Remained the same
37856545577

push

github

nickg
Fix connecting VHDL signals to SV input logic ports

81623 of 88298 relevant lines covered (92.44%)

674108.61 hits per line

Jobs
ID Job ID Ran Files Coverage
1 37856545577.1 08 Oct 2026 11:10PM UTC 103
92.44
GitHub Action Run
Source Files on build 37856545577
  • Tree
  • List 103
  • Changed 1
  • Source Changed 0
  • Coverage Changed 1
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • a7e84866 on github
  • Prev Build on master (#37845180963)
  • Next Build on test (#37895000974)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE TRIAL · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc