• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 32343887692
92%
master: 92%

Build:
Build:
LAST BUILD BRANCH: issue-1248
DEFAULT BRANCH: master
Ran 20 Aug 2026 07:37AM UTC
Jobs 1
Files 103
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

20 Aug 2026 07:24AM UTC coverage: 92.4% (+0.001%) from 92.399%
32343887692

push

github

nickg
Implement System Verilog sized casts

71 of 77 new or added lines in 5 files covered. (92.21%)

1 existing line in 1 file now uncovered.

80777 of 87421 relevant lines covered (92.4%)

687743.01 hits per line

Uncovered Changes

Lines Coverage ∆ File
4
95.82
-0.02% src/vlog/vlog-parse.c
2
87.34
0.09% src/vlog/vlog-util.c

Coverage Regressions

Lines Coverage ∆ File
1
95.4
0.01% src/vlog/vlog-lower.c
Jobs
ID Job ID Ran Files Coverage
1 32343887692.1 20 Aug 2026 07:37AM UTC 103
92.4
GitHub Action Run
Source Files on build 32343887692
  • Tree
  • List 103
  • Changed 6
  • Source Changed 0
  • Coverage Changed 6
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • ea86065c on github
  • Prev Build on master (#32228266171)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE TRIAL · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc