• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 30842217927
92%

Build:
DEFAULT BRANCH: master
Ran 03 Aug 2026 06:53PM UTC
Jobs 1
Files 103
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

03 Aug 2026 06:15PM UTC coverage: 92.355% (-0.002%) from 92.357%
30842217927

push

github

nickg
System Verilog time literals cannot contain spaces

53 of 61 new or added lines in 1 file covered. (86.89%)

159 existing lines in 3 files now uncovered.

80444 of 87103 relevant lines covered (92.36%)

657877.33 hits per line

Uncovered Changes

Lines Coverage ∆ File
8
95.75
-0.12% src/vlog/vlog-parse.c

Coverage Regressions

Lines Coverage ∆ File
94
95.35
0.01% src/vlog/vlog-lower.c
64
88.8
0.28% src/vlog/vlog-number.c
1
95.75
-0.12% src/vlog/vlog-parse.c
Jobs
ID Job ID Ran Files Coverage
1 30842217927.1 03 Aug 2026 06:53PM UTC 103
92.36
GitHub Action Run
Source Files on build 30842217927
  • Tree
  • List 103
  • Changed 3
  • Source Changed 0
  • Coverage Changed 3
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • 859d5bdb on github
  • Prev Build on master (#30763995736)
  • Next Build on master (#30850388914)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE TRIAL · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc