• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 30523462561
92%

Build:
DEFAULT BRANCH: master
Ran 30 Jul 2026 07:50AM UTC
Jobs 1
Files 103
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

30 Jul 2026 07:35AM UTC coverage: 92.164% (+0.001%) from 92.163%
30523462561

push

github

nickg
Allow unpacked dimensions in System Verilog port declarations

Fixes #1625

9 of 9 new or added lines in 2 files covered. (100.0%)

80218 of 87038 relevant lines covered (92.16%)

658467.69 hits per line

Jobs
ID Job ID Ran Files Coverage
1 30523462561.1 30 Jul 2026 07:50AM UTC 103
92.16
GitHub Action Run
Source Files on build 30523462561
  • Tree
  • List 103
  • Changed 4
  • Source Changed 0
  • Coverage Changed 4
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • 9acaa246 on github
  • Prev Build on master (#30431615704)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE TRIAL · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc