• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 26441552539
92%

Build:
DEFAULT BRANCH: master
Ran 26 May 2026 08:47AM UTC
Jobs 1
Files 104
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

26 May 2026 08:34AM UTC coverage: 92.273% (+0.004%) from 92.269%
26441552539

push

github

nickg
cLowering for System Verilog $bits

12 of 13 new or added lines in 1 file covered. (92.31%)

24 existing lines in 2 files now uncovered.

78917 of 85526 relevant lines covered (92.27%)

640585.81 hits per line

Uncovered Changes

Lines Coverage ∆ File
1
93.59
-0.01% src/vlog/vlog-lower.c

Coverage Regressions

Lines Coverage ∆ File
22
95.56
0.0% src/lexer.l
2
88.71
-0.41% src/hash.c
Jobs
ID Job ID Ran Files Coverage
1 26441552539.1 26 May 2026 08:47AM UTC 104
92.27
GitHub Action Run
Source Files on build 26441552539
  • Tree
  • List 104
  • Changed 8
  • Source Changed 0
  • Coverage Changed 8
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • 1e91536d on github
  • Prev Build on master (#26421566333)
  • Next Build on master (#26469207423)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc