• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 26334703620
92%
master: 92%

Build:
Build:
LAST BUILD BRANCH: fix/internal-ffi-signatures
DEFAULT BRANCH: master
Ran 23 May 2026 02:15PM UTC
Jobs 1
Files 103
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

23 May 2026 02:02PM UTC coverage: 92.267% (-0.001%) from 92.268%
26334703620

Pull #1513

github

web-flow
Merge ebbe5e90c into 9fe33a7cb
Pull Request #1513: Verilog: Support default values on macro functions

6 of 6 new or added lines in 1 file covered. (100.0%)

1 existing line in 1 file now uncovered.

78728 of 85326 relevant lines covered (92.27%)

640526.99 hits per line

Coverage Regressions

Lines Coverage ∆ File
1
87.83
-0.14% src/jit/jit-interp.c
Jobs
ID Job ID Ran Files Coverage
1 26334703620.1 23 May 2026 02:15PM UTC 103
92.27
GitHub Action Run
Source Files on build 26334703620
  • Tree
  • List 103
  • Changed 2
  • Source Changed 0
  • Coverage Changed 2
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • Pull Request #1513
  • PR Base - master (#26330984439)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc