• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

SystemRDL / PeakRDL-regblock-vhdl / 25993933635
93%
main: 93%

Build:
Build:
LAST BUILD BRANCH: v1.3.1.1+vhdl
DEFAULT BRANCH: main
Ran 17 May 2026 02:45PM UTC
Jobs 1
Files 48
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

17 May 2026 02:44PM UTC coverage: 92.546% (+0.004%) from 92.542%
25993933635

push

github

darsor
use VHDL regblock adapter as top-level for synth tests

853 of 980 branches covered (87.04%)

Branch coverage included in aggregate %.

3095 of 3286 relevant lines covered (94.19%)

6.59 hits per line

Jobs
ID Job ID Ran Files Coverage
1 25993933635.1 17 May 2026 02:46PM UTC 48
92.55
GitHub Action Run
Source Files on build 25993933635
  • Tree
  • List 48
  • Changed 1
  • Source Changed 0
  • Coverage Changed 1
Coverage ∆ File Lines Relevant Covered Missed Hits/Line Branch Hits Branch Misses
  • Back to Repo
  • 25fd5b40 on github
  • Prev Build on main (#24892973766)
  • Next Build on dev/fix-obi-synth (#26002626013)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc