• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 24532538178
92%

Build:
DEFAULT BRANCH: master
Ran 16 Apr 2026 08:44PM UTC
Jobs 1
Files 102
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

16 Apr 2026 08:28PM UTC coverage: 92.34%. Remained the same
24532538178

push

github

nickg
Fix crash with empty Verilog parameter assignment

12 of 13 new or added lines in 2 files covered. (92.31%)

21 existing lines in 2 files now uncovered.

76714 of 83078 relevant lines covered (92.34%)

601459.28 hits per line

Uncovered Changes

Lines Coverage ∆ File
1
96.18
-0.69% src/vlog/vlog-inst.c

Coverage Regressions

Lines Coverage ∆ File
20
97.74
0.0% src/jit/jit-irgen.c
1
97.78
0.0% src/mir/mir-node.c
Jobs
ID Job ID Ran Files Coverage
1 24532538178.1 16 Apr 2026 08:44PM UTC 102
92.34
GitHub Action Run
Source Files on build 24532538178
  • Tree
  • List 102
  • Changed 4
  • Source Changed 0
  • Coverage Changed 4
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • ccef2b60 on github
  • Prev Build on master (#24529889807)
  • Next Build on master (#24581037129)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc