Alan-Jowett / sonde / 24164272903
80%

DEFAULT BRANCH: main
Ran
Jobs 1
Files 85
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst
coverage: 81.607%. Remained the same
24164272903

push

github

web-flow 
docs: add sonde-kicad spec trifecta (requirements, design, validation) (#703)

* Remove old v1 hardware generation prompts

Signed-off-by: Alan Jowett <alan.jowett@microsoft.com>

* Add sonde carrier board requirements, design, and manufacturing files

Carrier board for XIAO ESP32-C3 (u.FL antenna variant):
- 25x35mm 2-layer PCB, 16 components, ~\.65/board
- Direct VBAT power (no LDO) with ferrite bead inrush protection
- P-FET (Si2301) power gating: ~0.01uA carrier board deep sleep
- 1x Qwiic (I2C), 1x JST XH (1-Wire), 1x JST PH (battery)
- All connectors right-angle at board edges for clean mounting
- Battery voltage sensing on gated SENSOR_V rail (zero sleep leakage)
- Gated pull-ups (I2C + 1-Wire) for zero sleep leakage
- JLCPCB-targeted BOM/CPL with LCSC part numbers
- KiCad 8 project planned (schematic + layout TBD)

Co-authored-by: Copilot <223556219+Copilot@users.noreply.github.com>

* First tranchet of changes

Signed-off-by: Alan Jowett <alan.jowett@microsoft.com>

* Cleanup

* docs: add sonde-kicad spec trifecta (requirements, design, validation)

Add three specification documents for the KiCad export tool crate:

- \kicad-export-requirements.md\: 49 requirements (KE-0100 through
  KE-1202) covering IR loading, schematic generation, PCB layout,
  Specctra DSN export, Freerouter SES import, manufacturing exports,
  determinism, CLI, library API, and embedded symbol definitions.

- \kicad-export-design.md\: Architecture and implementation spec
  including module structure, IR data types, S-expression serializer/
  parser, schematic builder with functional group layout, PCB builder
  with zone-based placement, DSN builder, SES importer, manufacturing
  CSV formats, deterministic UUID generator, CLI design with clap,
  and coordinate system conventions.

- \kicad-export-validation.md\: 63 test cases (T-KE-001 through
  T-KE-I04) organized into IR loading, S-expression, schematic, PCB,
  DSN, SES import, manufacturing, determinism, and integrati... (continued)

21274 of 26069 relevant lines covered (81.61%)

140.72 hits per line

Jobs
ID Job ID Ran Files Coverage
1 24164272903.1 85
81.61
 GitHub Action Run
Source Files on build 24164272903