• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 24135597628
92%
master: 92%

Build:
Build:
LAST BUILD BRANCH: test
DEFAULT BRANCH: master
Ran 08 Apr 2026 01:47PM UTC
Jobs 1
Files 101
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

08 Apr 2026 12:35PM UTC coverage: 92.404% (-0.005%) from 92.409%
24135597628

Pull #1484

github

web-flow
Merge 7150ff53c into 0a216e610
Pull Request #1484: Verilog: support generate case and else-if constructs

43 of 50 new or added lines in 1 file covered. (86.0%)

1 existing line in 1 file now uncovered.

76264 of 82533 relevant lines covered (92.4%)

594850.65 hits per line

Uncovered Changes

Lines Coverage ∆ File
7
95.44
-0.14% src/vlog/vlog-parse.c

Coverage Regressions

Lines Coverage ∆ File
1
95.44
-0.14% src/vlog/vlog-parse.c
Jobs
ID Job ID Ran Files Coverage
1 24135597628.1 08 Apr 2026 01:47PM UTC 101
92.4
GitHub Action Run
Source Files on build 24135597628
  • Tree
  • List 101
  • Changed 1
  • Source Changed 0
  • Coverage Changed 1
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • Pull Request #1484
  • PR Base - master (#24100577917)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc