• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 24029835889
92%
master: 92%

Build:
Build:
LAST BUILD BRANCH: mul_add_speed
DEFAULT BRANCH: master
Ran 06 Apr 2026 11:31AM UTC
Jobs 1
Files 101
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

06 Apr 2026 11:18AM UTC coverage: 92.411%. Remained the same
24029835889

push

github

nickg
Support Verilog macros with arguments

76226 of 82486 relevant lines covered (92.41%)

612561.47 hits per line

Jobs
ID Job ID Ran Files Coverage
1 24029835889.1 06 Apr 2026 11:31AM UTC 101
92.41
GitHub Action Run
Source Files on build 24029835889
  • Tree
  • List 101
  • Changed 0
  • Source Changed 0
  • Coverage Changed 0
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • 48ad5435 on github
  • Prev Build on test (#24027906706)
  • Next Build on test (#24070917474)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc