• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 23889349974
92%

Build:
DEFAULT BRANCH: master
Ran 02 Apr 2026 07:42AM UTC
Jobs 1
Files 101
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

02 Apr 2026 07:30AM UTC coverage: 92.381% (+0.005%) from 92.376%
23889349974

push

github

nickg
Add Verilog modules to VHPI information model

Fixes #1473

8 of 8 new or added lines in 1 file covered. (100.0%)

1 existing line in 1 file now uncovered.

76771 of 83103 relevant lines covered (92.38%)

599168.85 hits per line

Uncovered Existing Lines

Lines Coverage ∆ File
1
88.73
0.03% src/vhpi/vhpi-model.c
Jobs
ID Job ID Ran Files Coverage
1 23889349974.1 02 Apr 2026 07:42AM UTC 101
92.38
GitHub Action Run
Source Files on build 23889349974
  • Tree
  • List 101
  • Changed 3
  • Source Changed 0
  • Coverage Changed 3
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • 8749025f on github
  • Prev Build on master (#23733428578)
  • Next Build on master (#23998550629)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc