• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 23150555036
92%
master: 92%

Build:
Build:
LAST BUILD BRANCH: test
DEFAULT BRANCH: master
Ran 16 Mar 2026 03:16PM UTC
Jobs 1
Files 102
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

16 Mar 2026 03:05PM UTC coverage: 92.475% (-0.007%) from 92.482%
23150555036

Pull #1447

github

web-flow
Merge d86bebf16 into a7623c165
Pull Request #1447: Adding VHDL-2019 range records.

108 of 122 new or added lines in 5 files covered. (88.52%)

1 existing line in 1 file now uncovered.

77899 of 84238 relevant lines covered (92.47%)

436809.05 hits per line

Uncovered Changes

Lines Coverage ∆ File
7
96.34
-0.06% src/parse.c
5
95.75
-0.13% src/names.c
2
96.98
-0.05% src/sem.c

Coverage Regressions

Lines Coverage ∆ File
1
88.3
-0.14% src/jit/jit-interp.c
Jobs
ID Job ID Ran Files Coverage
1 23150555036.1 16 Mar 2026 03:16PM UTC 102
92.47
GitHub Action Run
Source Files on build 23150555036
  • Tree
  • List 102
  • Changed 6
  • Source Changed 0
  • Coverage Changed 6
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • Pull Request #1447
  • PR Base - master (#23118931863)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE TRIAL · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc