• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 21804080926
93%
master: 93%

Build:
Build:
LAST BUILD BRANCH: test
DEFAULT BRANCH: master
Ran 08 Feb 2026 07:44PM UTC
Jobs 1
Files 102
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

08 Feb 2026 06:13PM UTC coverage: 92.599% (-0.001%) from 92.6%
21804080926

push

github

nickg
Use a struct to store Verilog macros

53 of 53 new or added lines in 1 file covered. (100.0%)

514 existing lines in 7 files now uncovered.

76796 of 82934 relevant lines covered (92.6%)

434997.85 hits per line

Uncovered Existing Lines

Lines Coverage ∆ File
9
88.71
-1.85% src/hash.c
20
95.05
0.49% src/vlog/vlog-pp.l
22
90.02
0.0% src/diag.c
37
88.84
0.27% src/scan.c
71
86.32
0.16% src/sdf/sdf-parse.c
142
95.71
-0.0% src/vlog/vlog-parse.c
213
96.75
-0.0% src/parse.c
Jobs
ID Job ID Ran Files Coverage
1 21804080926.1 08 Feb 2026 07:44PM UTC 102
92.6
GitHub Action Run
Source Files on build 21804080926
  • Tree
  • List 102
  • Changed 7
  • Source Changed 0
  • Coverage Changed 7
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • 62dc9666 on github
  • Prev Build on test (#21784982075)
  • Next Build on test (#21998248023)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc