• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 21783896992
93%
master: 93%

Build:
Build:
LAST BUILD BRANCH: v1.19-branch
DEFAULT BRANCH: master
Ran 07 Feb 2026 05:30PM UTC
Jobs 1
Files 102
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

07 Feb 2026 05:20PM UTC coverage: 92.599% (-0.006%) from 92.605%
21783896992

push

github

nickg
Refactor copying in VHDL instantiation

68 of 72 new or added lines in 7 files covered. (94.44%)

4 existing lines in 3 files now uncovered.

76625 of 82749 relevant lines covered (92.6%)

435853.77 hits per line

New Missed Lines in Diff

Lines Coverage ∆ File
1
98.75
-0.13% src/inst.c
3
61.68
-0.1% src/dump.c

Uncovered Existing Lines

Lines Coverage ∆ File
1
98.75
-0.13% src/inst.c
1
88.43
-0.14% src/jit/jit-interp.c
2
97.17
-0.03% src/lower.c
Jobs
ID Job ID Ran Files Coverage
1 21783896992.1 07 Feb 2026 05:30PM UTC 102
92.6
GitHub Action Run
Source Files on build 21783896992
  • Tree
  • List 102
  • Changed 9
  • Source Changed 0
  • Coverage Changed 9
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • f172a085 on github
  • Prev Build on test (#21776730093)
  • Next Build on test (#21784982075)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc