• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 20645521949
93%
master: 93%

Build:
Build:
LAST BUILD BRANCH: test
DEFAULT BRANCH: master
Ran 01 Jan 2026 09:14PM UTC
Jobs 1
Files 101
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

01 Jan 2026 09:04PM UTC coverage: 92.653% (-0.001%) from 92.654%
20645521949

push

github

nickg
Allocate virtual registers in MIR

160 of 161 new or added lines in 9 files covered. (99.38%)

189 existing lines in 7 files now uncovered.

76032 of 82061 relevant lines covered (92.65%)

475135.51 hits per line

New Missed Lines in Diff

Lines Coverage ∆ File
1
97.09
0.0% src/mir/mir-optim.c

Uncovered Existing Lines

Lines Coverage ∆ File
1
98.92
-0.12% src/jit/jit-optim.c
1
99.44
0.0% src/vhdl/vhdl-predef.c
14
97.09
0.0% src/mir/mir-optim.c
17
88.18
0.0% src/mir/mir-unit.c
39
97.61
0.0% src/mir/mir-node.c
43
94.36
0.0% src/vlog/vlog-lower.c
74
97.62
0.0% src/jit/jit-irgen.c
Jobs
ID Job ID Ran Files Coverage
1 20645521949.1 01 Jan 2026 09:13PM UTC 101
92.65
GitHub Action Run
Source Files on build 20645521949
  • Tree
  • List 101
  • Changed 2
  • Source Changed 0
  • Coverage Changed 2
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • be4ef95a on github
  • Prev Build on test (#20643377358)
  • Next Build on test (#20667245465)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc