• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 19408925406
92%

Build:
DEFAULT BRANCH: master
Ran 16 Nov 2025 05:04PM UTC
Jobs 1
Files 100
Run time 1530min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

16 Nov 2025 04:50PM UTC coverage: 92.57% (-0.001%) from 92.571%
19408925406

push

github

nickg
Refactor lowering of Verilog selects

145 of 153 new or added lines in 2 files covered. (94.77%)

74843 of 80850 relevant lines covered (92.57%)

431410.2 hits per line

Uncovered Changes

Lines Coverage ∆ File
8
94.21
-0.01% src/vlog/vlog-lower.c
Jobs
ID Job ID Ran Files Coverage
1 19408925406.1 16 Nov 2025 05:04PM UTC 100
92.57
GitHub Action Run
Source Files on build 19408925406
  • Tree
  • List 100
  • Changed 3
  • Source Changed 0
  • Coverage Changed 3
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • b5dd1497 on github
  • Prev Build on master (#19388742334)
  • Next Build on master (#19509869737)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE TRIAL · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc