• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 18761175291
93%
master: 93%

Build:
Build:
LAST BUILD BRANCH: random-initialization
DEFAULT BRANCH: master
Ran 23 Oct 2025 08:40PM UTC
Jobs 1
Files 100
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

23 Oct 2025 08:30PM UTC coverage: 92.574% (+0.006%) from 92.568%
18761175291

push

github

nickg
Handle Verilog strings in trans_expr

12 of 12 new or added lines in 1 file covered. (100.0%)

78 existing lines in 2 files now uncovered.

74810 of 80811 relevant lines covered (92.57%)

461265.67 hits per line

Uncovered Existing Lines

Lines Coverage ∆ File
1
76.47
1.25% src/vlog/vlog-trans.c
77
97.19
0.0% src/sem.c
Jobs
ID Job ID Ran Files Coverage
1 18761175291.1 23 Oct 2025 08:40PM UTC 100
92.57
GitHub Action Run
Source Files on build 18761175291
  • Tree
  • List 100
  • Changed 6
  • Source Changed 0
  • Coverage Changed 6
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • b31aa094 on github
  • Prev Build on test (#18660599559)
  • Next Build on test (#18820142368)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc