• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 18249040983
93%

Build:
DEFAULT BRANCH: master
Ran 04 Oct 2025 08:28PM UTC
Jobs 1
Files 100
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

04 Oct 2025 08:00PM UTC coverage: 92.739% (+0.01%) from 92.727%
18249040983

push

github

nickg
Improve type checking for Verilog binary operators

21 of 22 new or added lines in 1 file covered. (95.45%)

139 existing lines in 5 files now uncovered.

74753 of 80606 relevant lines covered (92.74%)

576876.67 hits per line

New Missed Lines in Diff

Lines Coverage ∆ File
1
94.18
0.81% src/vlog/vlog-sem.c

Uncovered Existing Lines

Lines Coverage ∆ File
1
88.95
-0.14% src/jit/jit-interp.c
1
94.18
0.81% src/vlog/vlog-sem.c
10
95.07
0.0% src/vlog/vlog-node.c
11
95.49
0.01% src/lexer.l
116
96.23
0.08% src/vlog/vlog-parse.c
Jobs
ID Job ID Ran Files Coverage
1 18249040983.1 04 Oct 2025 08:28PM UTC 100
92.74
GitHub Action Run
Source Files on build 18249040983
  • Tree
  • List 100
  • Changed 8
  • Source Changed 0
  • Coverage Changed 8
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • 64353369 on github
  • Prev Build on master (#18243832564)
  • Next Build on master (#18260570527)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc