• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 17528137955
93%
master: 93%

Build:
Build:
LAST BUILD BRANCH: random-initialization
DEFAULT BRANCH: master
Ran 07 Sep 2025 12:04PM UTC
Jobs 1
Files 99
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

07 Sep 2025 11:52AM UTC coverage: 92.611% (-0.02%) from 92.634%
17528137955

push

github

nickg
Improve handling of escape sequences in Verilog strings

43 of 70 new or added lines in 5 files covered. (61.43%)

100 existing lines in 4 files now uncovered.

73450 of 79310 relevant lines covered (92.61%)

574877.48 hits per line

New Missed Lines in Diff

Lines Coverage ∆ File
1
89.3
-0.09% src/vlog/vlog-dump.c
26
91.42
-2.06% src/lexer.l

Uncovered Existing Lines

Lines Coverage ∆ File
1
89.64
-0.16% src/diag.c
1
88.79
0.03% src/scan.c
11
91.42
-2.06% src/lexer.l
87
96.19
-0.01% src/vlog/vlog-parse.c
Jobs
ID Job ID Ran Files Coverage
1 17528137955.1 07 Sep 2025 12:04PM UTC 99
92.61
GitHub Action Run
Source Files on build 17528137955
  • Tree
  • List 99
  • Changed 6
  • Source Changed 0
  • Coverage Changed 6
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • 87e0edb9 on github
  • Prev Build on test (#17518957290)
  • Next Build on test (#17529851662)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc