• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 17514040227
93%

Build:
DEFAULT BRANCH: master
Ran 06 Sep 2025 11:52AM UTC
Jobs 1
Files 99
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

06 Sep 2025 11:11AM UTC coverage: 92.658% (+0.02%) from 92.635%
17514040227

push

github

nickg
Handle more Verilog operator assignments

29 of 32 new or added lines in 5 files covered. (90.63%)

73212 of 79013 relevant lines covered (92.66%)

582202.82 hits per line

New Missed Lines in Diff

Lines Coverage ∆ File
3
45.45
1.17% src/vpi/vpi-util.c
Jobs
ID Job ID Ran Files Coverage
1 17514040227.1 06 Sep 2025 11:52AM UTC 99
92.66
GitHub Action Run
Source Files on build 17514040227
  • Tree
  • List 99
  • Changed 8
  • Source Changed 0
  • Coverage Changed 8
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • a46868c5 on github
  • Prev Build on master (#17513184960)
  • Next Build on master (#17517146210)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc