• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 17346274433
93%
master: 93%

Build:
Build:
LAST BUILD BRANCH: test
DEFAULT BRANCH: master
Ran 30 Aug 2025 05:04PM UTC
Jobs 1
Files 98
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

30 Aug 2025 04:51PM UTC coverage: 92.628% (+0.003%) from 92.625%
17346274433

push

github

nickg
Check port widths match in mixed VHDL/Verilog elaboration

44 of 44 new or added lines in 4 files covered. (100.0%)

72773 of 78565 relevant lines covered (92.63%)

561944.67 hits per line

Jobs
ID Job ID Ran Files Coverage
1 17346274433.1 30 Aug 2025 05:04PM UTC 98
92.63
GitHub Action Run
Source Files on build 17346274433
  • Tree
  • List 98
  • Changed 4
  • Source Changed 0
  • Coverage Changed 4
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • 83f90d63 on github
  • Prev Build on master (#17343842879)
  • Next Build on test (#17348165030)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc