• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 17025466628
93%

Build:
DEFAULT BRANCH: master
Ran 17 Aug 2025 08:35PM UTC
Jobs 1
Files 98
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

17 Aug 2025 08:04PM UTC coverage: 92.581% (+0.02%) from 92.564%
17025466628

push

github

nickg
Initial support for wide Verilog vectors

170 of 172 new or added lines in 9 files covered. (98.84%)

175 existing lines in 8 files now uncovered.

72241 of 78030 relevant lines covered (92.58%)

558882.95 hits per line

New Missed Lines in Diff

Lines Coverage ∆ File
1
94.35
0.27% src/jit/jit-exits.c
1
97.28
-0.03% src/jit/jit-irgen.c

Uncovered Existing Lines

Lines Coverage ∆ File
1
98.55
-0.12% src/jit/jit-optim.c
4
83.83
-0.6% src/mir/mir-type.c
7
79.76
1.84% src/vlog/vlog-util.c
19
43.48
3.22% src/vpi/vpi-util.c
21
97.28
-0.03% src/jit/jit-irgen.c
23
88.07
0.38% src/vlog/vlog-number.c
48
83.13
0.43% src/vpi/vpi-model.c
52
96.14
-0.5% src/vlog/vlog-lower.c
Jobs
ID Job ID Ran Files Coverage
1 17025466628.1 17 Aug 2025 08:35PM UTC 98
92.58
GitHub Action Run
Source Files on build 17025466628
  • Tree
  • List 98
  • Changed 15
  • Source Changed 0
  • Coverage Changed 15
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • 78766281 on github
  • Prev Build on master (#16934625525)
  • Next Build on master (#17034736021)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc