• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 16530067250
93%
master: 93%

Build:
Build:
LAST BUILD BRANCH: test
DEFAULT BRANCH: master
Ran 25 Jul 2025 07:43PM UTC
Jobs 1
Files 99
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

25 Jul 2025 07:24AM UTC coverage: 92.381% (-0.02%) from 92.398%
16530067250

push

github

nickg
Parse Verilog procedural continuous assignments

27 of 33 new or added lines in 3 files covered. (81.82%)

46 existing lines in 1 file now uncovered.

71866 of 77793 relevant lines covered (92.38%)

553270.15 hits per line

New Missed Lines in Diff

Lines Coverage ∆ File
6
93.75
-2.11% src/vlog/vlog-sem.c

Uncovered Existing Lines

Lines Coverage ∆ File
46
86.04
-2.51% src/vlog/vlog-number.c
Jobs
ID Job ID Ran Files Coverage
1 16530067250.1 25 Jul 2025 07:43PM UTC 99
92.38
GitHub Action Run
Source Files on build 16530067250
  • Tree
  • List 99
  • Changed 6
  • Source Changed 0
  • Coverage Changed 6
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • ecec463c on github
  • Prev Build on test (#16453478902)
  • Next Build on test (#16552692117)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc