nickg / nvc / 16021465245
93%

DEFAULT BRANCH: master
Ran
Jobs 1
Files 98
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst
coverage: 92.283% (+0.01%) from 92.269%
16021465245

push

github

nickg 
Lower Verilog pre-increment and bit-select in sensitivity list

51 of 55 new or added lines in 2 files covered. (92.73%)

1 existing line in 1 file now uncovered.

70697 of 76609 relevant lines covered (92.28%)

574576.67 hits per line

New Missed Lines in Diff

Lines Coverage ∆ File
4
85.58
 -0.55% src/vpi/vpi-model.c

Uncovered Existing Lines

Lines Coverage ∆ File
1
96.01
 0.41% src/vlog/vlog-lower.c
Jobs
ID Job ID Ran Files Coverage
1 16021465245.1 98
92.28
 GitHub Action Run
Source Files on build 16021465245