• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 15958145723
93%

Build:
DEFAULT BRANCH: master
Ran 29 Jun 2025 06:40PM UTC
Jobs 1
Files 98
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

29 Jun 2025 06:26PM UTC coverage: 92.246% (+0.003%) from 92.243%
15958145723

push

github

nickg
Allow referencing Verilog data types by name

38 of 38 new or added lines in 3 files covered. (100.0%)

70453 of 76375 relevant lines covered (92.25%)

574833.7 hits per line

Jobs
ID Job ID Ran Files Coverage
1 15958145723.1 29 Jun 2025 06:39PM UTC 98
92.25
GitHub Action Run
Source Files on build 15958145723
  • Tree
  • List 98
  • Changed 3
  • Source Changed 0
  • Coverage Changed 3
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • cb9ee8a3 on github
  • Prev Build on master (#15957592848)
  • Next Build on master (#15981464653)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc