• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 15294640577
93%

Build:
DEFAULT BRANCH: master
Ran 28 May 2025 08:05AM UTC
Jobs 1
Files 95
Run time 7min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

28 May 2025 07:53AM UTC coverage: 92.27% (+0.002%) from 92.268%
15294640577

push

github

nickg
Add support for Verilog @(*) event control

50 of 52 new or added lines in 4 files covered. (96.15%)

69422 of 75238 relevant lines covered (92.27%)

524577.4 hits per line

New Missed Lines in Diff

Lines Coverage ∆ File
2
97.67
-2.33% src/vlog/vlog-simp.c
Jobs
ID Job ID Ran Files Coverage
1 15294640577.1 28 May 2025 08:05AM UTC 95
92.27
GitHub Action Run
Source Files on build 15294640577
  • Tree
  • List 95
  • Changed 4
  • Source Changed 0
  • Coverage Changed 4
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • 5ea57533 on github
  • Prev Build on master (#15225590526)
  • Next Build on master (#15333238424)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc