• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

PeterCDMcLean / BitLib / 15127475219
54%
master: 77%

Build:
Build:
LAST BUILD BRANCH: more_from_string_prototypes
DEFAULT BRANCH: master
Ran 20 May 2025 02:35AM UTC
Jobs 2
Files 74
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

20 May 2025 02:28AM UTC coverage: 49.981% (+0.1%) from 49.868%
15127475219

Pull #12

github

web-flow
Merge f276d8ac2 into 9126838eb
Pull Request #12: Add a bounds type for SystemVerilog style slicing

5186 of 10692 branches covered (48.5%)

Branch coverage included in aggregate %.

42 of 44 new or added lines in 3 files covered. (95.45%)

5443 of 10574 relevant lines covered (51.48%)

5310913.68 hits per line

New Missed Lines in Diff

Lines Coverage ∆ File
2
87.1
include/bitlib/bit-containers/bounds.hpp
Jobs
ID Job ID Ran Files Coverage
1 15127475219.1 20 May 2025 02:35AM UTC 74
49.5
GitHub Action Run
2 15127475219.2 20 May 2025 02:43AM UTC 27
96.32
GitHub Action Run
Source Files on build 15127475219
  • Tree
  • List 74
  • Changed 4
  • Source Changed 0
  • Coverage Changed 4
Coverage ∆ File Lines Relevant Covered Missed Hits/Line Branch Hits Branch Misses
  • Back to Repo
  • Pull Request #12
  • PR Base - master (#14995399828)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2025 Coveralls, Inc