• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 14228292071
92%
master: 93%

Build:
Build:
LAST BUILD BRANCH: random-initialization
DEFAULT BRANCH: master
Ran 02 Apr 2025 07:59PM UTC
Jobs 1
Files 93
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

02 Apr 2025 07:50PM UTC coverage: 92.319%. Remained the same
14228292071

Pull #1181

github

web-flow
Merge 3c82f7f7c into 876716a96
Pull Request #1181: Parse System Verilog always blocks.

9 of 11 new or added lines in 2 files covered. (81.82%)

2 existing lines in 1 file now uncovered.

68705 of 74421 relevant lines covered (92.32%)

420460.19 hits per line

New Missed Lines in Diff

Lines Coverage ∆ File
2
95.46
0.01% src/vlog/vlog-parse.c

Uncovered Existing Lines

Lines Coverage ∆ File
2
95.46
0.01% src/vlog/vlog-parse.c
Jobs
ID Job ID Ran Files Coverage
1 14228292071.1 02 Apr 2025 07:59PM UTC 93
92.32
GitHub Action Run
Source Files on build 14228292071
  • Tree
  • List 93
  • Changed 3
  • Source Changed 0
  • Coverage Changed 3
Coverage ∆ File Lines Relevant Covered Missed Hits/Line
  • Back to Repo
  • Pull Request #1181
  • PR Base - master (#14179081493)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc