• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 12381819745
93%

Build:
DEFAULT BRANCH: master
Ran 17 Dec 2024 09:44PM UTC
Jobs 1
Files 84
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

17 Dec 2024 09:33PM UTC coverage: 92.012% (+0.003%) from 92.009%
12381819745

push

github

nickg
Handle `undef in Verilog preprocessor

13 of 15 new or added lines in 2 files covered. (86.67%)

100 existing lines in 4 files now uncovered.

63397 of 68901 relevant lines covered (92.01%)

537800.15 hits per line

Jobs
ID Job ID Ran Files Coverage
1 12381819745.1 17 Dec 2024 09:44PM UTC 0
92.01
GitHub Action Run
Source Files on build 12381819745
Detailed source file information is not available for this build.
  • Back to Repo
  • 294d5d08 on github
  • Prev Build on master (#12373636498)
  • Next Build on master (#12409717353)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc