• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 11313668134
92%
master: 92%

Build:
Build:
LAST BUILD BRANCH: test
DEFAULT BRANCH: master
Ran 13 Oct 2024 10:48AM UTC
Jobs 1
Files 82
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

13 Oct 2024 10:37AM UTC coverage: 91.878% (+0.002%) from 91.876%
11313668134

push

github

nickg
Refactor handling of Verilog drive strengths

79 of 82 new or added lines in 6 files covered. (96.34%)

86 existing lines in 5 files now uncovered.

60860 of 66240 relevant lines covered (91.88%)

644344.7 hits per line

Jobs
ID Job ID Ran Files Coverage
1 11313668134.1 13 Oct 2024 10:48AM UTC 0
91.88
GitHub Action Run
Source Files on build 11313668134
Detailed source file information is not available for this build.
  • Back to Repo
  • e23fad85 on github
  • Prev Build on test (#11313375887)
  • Next Build on test (#11313818881)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc