• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 11260495018
92%
master: 92%

Build:
Build:
LAST BUILD BRANCH: test
DEFAULT BRANCH: master
Ran 09 Oct 2024 06:12PM UTC
Jobs 1
Files 82
Run time 1min
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

09 Oct 2024 06:01PM UTC coverage: 91.846% (+0.004%) from 91.842%
11260495018

push

github

nickg
Handle "or" in Verilog event control. Fixes xxx

45 of 46 new or added lines in 4 files covered. (97.83%)

60850 of 66252 relevant lines covered (91.85%)

641997.3 hits per line

Jobs
ID Job ID Ran Files Coverage
1 11260495018.1 09 Oct 2024 06:12PM UTC 0
91.85
GitHub Action Run
Source Files on build 11260495018
Detailed source file information is not available for this build.
  • Back to Repo
  • 5551cf69 on github
  • Prev Build on master (#11260218970)
  • Next Build on test (#11313375887)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc