nickg / nvc / 8040191195
93%
master: 93%

LAST BUILD BRANCH: test
DEFAULT BRANCH: master
Ran
Jobs 1
Files 79
Run time 7s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst
coverage: 91.66% (+0.007%) from 91.653%
8040191195

push

github

nickg 
Add some basic support for Verilog module instantiation

52290 of 57048 relevant lines covered (91.66%)

660286.79 hits per line

Jobs
ID Job ID Ran Files Coverage
1 8040191195.1 0
91.66
 GitHub Action Run
Source Files on build 8040191195
Detailed source file information is not available for this build.