• Home
  • Features
  • Pricing
  • Docs
  • Announcements
  • Sign In

nickg / nvc / 6996017867
93%

Build:
DEFAULT BRANCH: master
Ran 26 Nov 2023 02:10PM UTC
Jobs 1
Files 75
Run time 9s
Badge
Embed ▾
README BADGES
x

If you need to use a raster PNG badge, change the '.svg' to '.png' in the link

Markdown

Textile

RDoc

HTML

Rst

26 Nov 2023 01:59PM UTC coverage: 91.244% (+0.01%) from 91.233%
6996017867

push

github

nickg
Add support for Verilog unary ~ and ! operators

71 of 74 new or added lines in 5 files covered. (95.95%)

50778 of 55651 relevant lines covered (91.24%)

615818.89 hits per line

Jobs
ID Job ID Ran Files Coverage
1 6996017867.1 26 Nov 2023 02:10PM UTC 0
91.24
GitHub Action Run
Source Files on build 6996017867
Detailed source file information is not available for this build.
  • Back to Repo
  • 9aac45c4 on github
  • Prev Build on master (#6994773778)
  • Next Build on master (#6997565481)
STATUS · Troubleshooting · Open an Issue · Sales · Support · CAREERS · ENTERPRISE · START FREE · SCHEDULE DEMO
ANNOUNCEMENTS · TWITTER · TOS & SLA · Supported CI Services · What's a CI service? · Automated Testing

© 2026 Coveralls, Inc